Hardware Engineering

Hardware Engineering Data Jobs

5 jobs found

7d ago

Machine Learning Engineer - College Graduate

Qualcomm San Diego, CA

San Diego, CA

7d ago

$123k - $184k/yr Full time Android Artificial Intelligence Data & Ai

Apply Now

Job Description

Qualcomm’s AI Research team in San Diego is looking for a college graduate to help build and deploy on-device GenAI prototypes for the edge.

Responsibilities

Collaborate in a dynamic research setting as part of a multi-disciplinary team of researchers and software engineers
Work with cutting-edge AI frameworks and tools
Architect, design, develop, test, and deploy on-device prototype software for advanced AI use cases

Requirements

Bachelor’s degree in Computer Science, Engineering, Information Systems, or a related field
Strong skills in Python and object-oriented software design and implementation
Knowledge of deep learning and ML frameworks (example: PyTorch)
Strong software design abilities with a focus on usability
Strong analytical, debugging, and problem-solving skills

Technologies

Python
Object-oriented software design
PyTorch
Generative AI (GenAI)
Neural network model optimization
Model quantization
On-target deployment
NPUs / ML accelerators
Android programming
C/C++
Embedded software
Hardware acceleration
Edge inference
Algebraic operations optimization for HW cores

Preferred extra experience and skills

Knowledge of Generative AI (GenAI) technologies
Knowledge of neural network model optimization and on-target deployment (plus)
Knowledge of NPUs / ML accelerators
Knowledge of Android programming (plus)
Optimization of algebraic operations in algorithms for HW cores (plus)
Knowledge of C/C++ and embedded software

Location and salary

Location: San Diego, CA (onsite)
Salary: USD 122,800 - 184,200 per year

Benefits

Competitive annual discretionary bonus program
Opportunity for annual RSU grants
Highly competitive benefits package

View full job page →

30d ago

Applied AI Engineer - VLSI Design

NVIDIA Santa Clara, CA

Santa Clara, CA

30d ago Closed

$136k - $265k/yr Full time Agentic Ai Ai Automation Ai Ml

This position is no longer accepting applications (closed Sep 1, 2026).

Job Description

An opportunity at NVIDIA in Santa Clara, CA (hybrid) centers on an Applied AI Engineer role with a focus on VLSI design. The position combines developing and deploying AI and agentic solutions to support VLSI engineering flows and CAD systems, translating advanced AI capabilities into practical engineering tools and workflows. The role offers a salary range of USD 136,000 to 264,500 per year and requires a Master’s or PhD in Electrical Engineering or Computer Science/Engineering, with at least five years of industry experience.

Responsibilities

Lead design, development, and deployment of AI applications using LLMs, internal and external Agentic frameworks, and related technologies.
Build the infrastructure to deploy LLM-powered engineering assistants and multi-turn, multi-modal dialogue systems to drive impact.
Create agentic AI solutions to tackle complex VLSI engineering problems and integrate them with CAD flow systems.
Utilize AI to improve efficiency in solving challenging chip design problems.
Develop and maintain design databases and dashboards that employ agentic and deterministic retrieval to surface pertinent engineering data and accelerate circuit design closure.
Collaborate with circuit design, layout, technology, and third-party EDA vendor teams across geographies and time zones.

Requirements

Master’s or PhD in Electrical Engineering, Computer Science/Engineering, or equivalent experience.
5+ years of proven industry experience in a related field.
Proficiency in rapid prototyping with Python and solid foundations in data structures, algorithms, and software engineering principles.
Experience fine-tuning large language models, building advanced multi-agent systems, RAG pipelines, and vector databases.
Strong analytical, communication, and interpersonal skills with the ability to thrive in dynamic, product-focused, distributed teams.
Proactive problem-solving approach and willingness to acquire new skills as needed to achieve results.

Technologies

Python
Large Language Models (LLMs)
Agentic frameworks
RAG pipelines
Vector databases
CAD flow systems

Benefits

Equity
Benefits package

Ways to Stand Out

Experience with Large Language Models (LLMs) and their applications in software and AI development
Proficiency in standard software development methodologies, including version control, testing, and CI/CD
Deep interest in learning diverse concepts and combining them in innovative ways
Prior experience with circuit design or hardware design is a plus

View full job page →

1mo ago

Sr. Physical Design Engineer - Static Timing Analysis, Cloud Scale Machine Learning

Annapurna Labs (U.S.) Inc. Cupertino, CA

Cupertino, CA

1mo ago Closed

$183k - $248k/yr Full time Electrical Engineering Senior Automation

This position is no longer accepting applications (closed Aug 27, 2026).

Job Description

Annapurna Labs (U.S.) Inc. offers an onsite Senior Physical Design role in Cupertino, CA with a startup‑like team culture that values collaboration across RTL, architecture, and physical design. The position provides a competitive salary range of USD 183,000 to 247,600 per year and a comprehensive benefits package that includes health insurance, 401(k) matching, paid time off, parental leave, sign‑on payments, and restricted stock units (RSUs).

Responsibilities

Develop and maintain flows for block and full‑chip level static timing analysis.
Write, debug, and validate timing constraints for blocks and the full chip.
Execute Static Timing Analysis and provide regular feedback to team members and leads.
Offer guidance on addressing timing issues, including generating ECOs and correcting constraint issues.
Develop scripts to automate timing analysis and generate reports.
Contribute as a valued member of a startup‑like team through strong collaboration with other physical design engineers and with the RTL and Architecture teams.

Requirements

Experience with scripting languages such as Perl, Python, or JavaScript.
BS with 8+ years, MS with 6+ years, or PhD with 4+ years in EE/CS.
Expertise in timing analysis fundamentals.
3+ years of experience performing Static Timing Analysis.
3+ years developing timing constraints.
Experience with timing analysis using EDA tools such as PrimeTime, Tempus, or equivalent.
Understanding of ASIC physical design from RTL to GDSII.
Understanding of other sign‑off activities, including IR/EM, physical verification, and DFT.

Technologies

Perl
Python
Javascript
PrimeTime
Tempus
PT‑DMSA
Tempus‑ECO
Tweaker
STAR‑RC
Quantus
SPICE
SPECTRE
DDR
HBM
PCIe
Die‑to‑Die

Benefits

Health insurance
401(k) matching
Paid time off
Parental leave
Sign‑on payments
Restricted stock units (RSUs)

View full job page →

1mo ago

Applied Machine Learning Engineer, Circuit Design - New College Grad 2026

NVIDIA Santa Clara, CA

Santa Clara, CA

1mo ago Closed

$116k - $219k/yr Full time Electrical Engineering Ai Assisted Engineering Artificial Intelligence

This position is no longer accepting applications (closed Aug 16, 2026).

Job Description

Applied Machine Learning Engineer, Circuit Design for New College Grad 2026 at NVIDIA in Santa Clara, CA (hybrid) with a salary range of USD 116,000 - 218,500 per year.

Responsibilities

Collaborate in a cross-functional team on programs spanning pre-silicon and post-silicon hardware design data, circuit optimization, SPICE correlation, and AI powered design automation.
Contribute to projects across silicon data analysis, manufacturing process variation analysis, VLSI circuit design and timing, and agent driven design exploration with optimized agent flows.
Translate stakeholder requirements into data science, AI/ML, and agent-based system problems; design architectures and implement end-to-end solutions.
Develop, validate, and release models and AI systems that integrate with existing machine learning, design automation, and visualization tools.
Analyze datasets, formulate and validate hypotheses, extract meaningful features, and build models plus self-improving workflows atop them.
Refine models, algorithms, and autonomous optimization loops until the desired QOR is achieved.

Requirements

Master’s degree or PhD in Electrical or Computer Engineering, Computer Science, or Applied Mathematics, or equivalent practical experience.
Strong background in circuit design, VLSI, ASIC, EDA, silicon analysis, or custom circuit design.
Demonstrated experience at the intersection of applied math, machine learning, and software development, with proficiency in Python and C++.

Technologies

Python
C++
PyTorch
LangChain
LangGraph
SPICE

Benefits

Equity
Benefits

Ways to Stand Out

Experience building AI systems for EDA, design automation, or circuit design workflows.
Research or project work in AI-driven EDA, circuit optimization, design-space exploration, or autonomous design systems.
Background creating agent-based systems, autonomous optimization loops, self-improving AI platforms, or production-scale AI/ML pipelines.
Proficiency with deep learning algorithms and AI agent frameworks; hands-on use of PyTorch, LangChain, or LangGraph is highly beneficial.

View full job page →

1mo ago

Senior Applied Machine Learning Engineer - VLSI Design

NVIDIA Santa Clara, CA

Santa Clara, CA

1mo ago Closed

$152k - $265k/yr Full time Senior Agent Based Design Analytics

This position is no longer accepting applications (closed Aug 12, 2026).

Job Description

Senior Applied Machine Learning Engineer focusing on VLSI/EDA design automation at NVIDIA, building data science and AI/agentic systems to accelerate pre- and post-silicon hardware design and circuit optimization, with integration into existing tools.

Responsibilities

Collaborate within a multi-functional team on projects involving pre-silicon and post-silicon hardware design data, circuit optimization, SPICE correlation, and AI systems for EDA/design automation.
Contribute to applications spanning silicon data analysis, manufacturing process variation analysis, VLSI circuit design, timing, and agent-driven design exploration and agent flow optimization.
Translate requirements into data science, AI/ML, and agentic system problems; architect and build robust solutions.
Test and release models and AI systems that integrate with existing machine learning, design automation, and visualization tools within the organization.
Analyze datasets, formulate and validate hypotheses, extract relevant features, and develop models and self-improving workflows on top of them.
Optimize models, algorithms, and autonomous optimization systems until achieving the desired quality of results (QOR).

Requirements

MS or PhD in Electrical/Computer Engineering, Computer Science, Applied Mathematics, or equivalent experience.
4+ years of experience in circuit design, VLSI, ASIC, EDA, silicon analysis, or custom circuit design.
Experience in Applied Math/ML/Software programming with proven ability in Python and C++.
Experience with deep learning algorithms and AI agent frameworks; familiarity with PyTorch, LangChain, or LangGraph is a definite plus.

Technologies

Python
C++
PyTorch
LangChain
LangGraph

Benefits

Equity
Benefits

Ways to Stand Out From the Crowd

Experience building AI systems for EDA, design automation, or circuit design workflows.
Research or project experience in AI-driven EDA, circuit optimization, design-space exploration, or autonomous design systems.
Experience building agentic systems, autonomous optimization loops, self-improving AI systems, or production-scale AI/ML platforms.
Effective verbal and written communication and technical presentation skills.
Self-starter with a passion for growth, continuous learning, and sharing findings across the team.

View full job page →

Hardware Engineering Data Jobs

Machine Learning Engineer - College Graduate

Applied AI Engineer - VLSI Design

Sr. Physical Design Engineer - Static Timing Analysis, Cloud Scale Machine Learning

Applied Machine Learning Engineer, Circuit Design - New College Grad 2026

Senior Applied Machine Learning Engineer - VLSI Design

Get Hardware Engineering Data Jobs alerts